Contact: +91-9711224068
International Journal of Applied Research
  • Multidisciplinary Journal
  • Printed Journal
  • Indexed Journal
  • Refereed Journal
  • Peer Reviewed Journal

ISSN Print: 2394-7500, ISSN Online: 2394-5869, CODEN: IJARPF

Impact Factor: RJIF 8.4

International Journal of Applied Research

Vol. 2, Issue 1, Part L (2016)

Implementation of fault tolerant soft processor on FPGA

Sonal Sarode, AS Patil
This paper presents design of fault tolerant soft processor and implementation of it on FPGAs. Due to configurability feature and increasingly complex architecture of Field Programmable Gate Arrays (FPGAs) have brought advantages to many applications such as avionics applications and safety critical aerospace. These features of FPGAs allows in system reconfiguration after launch. To enhance FPGAs functionality embedded processors, either soft cores using reconfiguration logic of FPGA or built in hard cores on Xilinx FPGAs, have been up taken in many applications due to close compatibility with high level applications and their flexibility. The most commercial FPGAs suffer from radiation induced faults, which are provoked by high energy particles in space. To harden the fault tolerance of soft processor technique used is Error-correcting code technique. This technique is used especially for memories of soft processors. Error-correcting code technique is demonstrated in implementation of a fault tolerant soft processor on Xilinx FPGAs. In additional we used Look Ahead technique to synchronize Error-correcting code-protected Block Read Access Memory (ECC BRAM) with the soft processor. Without halting the processor, the resulting fault tolerant soft processor has benefit to self recover the memory in presence of Single Error Upsets.
Pages: 781-784  |  733 Views  12 Downloads
How to cite this article:
Sonal Sarode, AS Patil. Implementation of fault tolerant soft processor on FPGA. Int J Appl Res 2016;2(1):781-784.
Call for book chapter
International Journal of Applied Research